

	Docu ment ID	U	Title	Curren t OR
179	US 54715 91 A	<input checked="" type="checkbox"/>	Combined write-operand queue and read-after-write dependency scoreboard	712/21 7
180	US 54653 40 A	<input checked="" type="checkbox"/>	Direct memory access controller handling exceptions during transferring multiple bytes in parallel	710/26
181	US 54617 15 A	<input checked="" type="checkbox"/>	Data processor capable of execution of plural instructions in parallel	712/21 2
182	US 54505 55 A	<input checked="" type="checkbox"/>	Register logging in pipelined computer using register log queue of register content changes and base queue of register log queue pointers for respective instructions	712/22 8
183	US 54487 07 A	<input checked="" type="checkbox"/>	Mechanism to protect data saved on a local register cache during inter-subsystem calls and returns	712/22 8
184	US 54308 60 A	<input checked="" type="checkbox"/>	Mechanism for efficiently releasing memory lock, after allowing completion of current atomic sequence	711/15 5
185	US 54308 42 A	<input checked="" type="checkbox"/>	Insertion of network data checksums by a network adapter	709/23 6
186	US 54307 42 A	<input checked="" type="checkbox"/>	Memory controller with ECC and data streaming control	714/76 4
187	US 54169 07 A	<input checked="" type="checkbox"/>	Method and apparatus for transferring data processing data transfer sizes	710/66
188	US 53924 06 A	<input checked="" type="checkbox"/>	DMA data path aligner and network adaptor utilizing same	710/31 6
189	US 53815 38 A	<input checked="" type="checkbox"/>	DMA controller including a FIFO register and a residual register for data buffering and having different operating modes	711/15 6
190	US 53768 42 A	<input checked="" type="checkbox"/>	Integrated circuit with reduced clock skew and divided power supply lines	326/21
191	US 53353 32 A	<input checked="" type="checkbox"/>	Method and system for stack memory alignment utilizing recursion	700/90
192	US 53332 74 A	<input checked="" type="checkbox"/>	Error detection and recovery in a DMA controller	714/50
193	US 53218 21 A	<input checked="" type="checkbox"/>	System for processing parameters in instructions of different format to execute the instructions using same microinstructions	712/21 0
194	US 53136 44 A	<input checked="" type="checkbox"/>	System having status update controller for determining which one of parallel operation results of execution units is allowed to set conditions of shared processor status word	712/22 8
195	US 53075 06 A	<input checked="" type="checkbox"/>	High bandwidth multiple computer bus apparatus	710/30 7
196	US 53012 89 A	<input checked="" type="checkbox"/>	Cache device for supplying a fixed word length of a variable instruction code and instruction fetch device	711/21 3
197	US 53008 11 A	<input checked="" type="checkbox"/>	Integrated circuit device and microprocessor constituted thereby	257/69 1
198	US 52784 66 A	<input checked="" type="checkbox"/>	Integrated circuit with reduced clock skew	326/95
199	US 52766 84 A	<input checked="" type="checkbox"/>	High performance I/O processor	370/43 8
200	US 52336 98 A	<input checked="" type="checkbox"/>	Method for operating data processors	713/60 1

	Docum ent ID	U	Title	Curren t OR
156	US 55948 63 A	<input checked="" type="checkbox"/>	Method and apparatus for network file recovery	714/15
157	US 55903 58 A	<input checked="" type="checkbox"/>	Processor with word-aligned branch target in a byte-oriented instruction set	712/20 4
158	US 55903 10 A	<input checked="" type="checkbox"/>	Method and structure for data integrity in a multiple level cache system	711/14 6
159	US 55840 09 A	<input checked="" type="checkbox"/>	System and method of retiring store data from a write buffer	711/11 7
160	US 55748 49 A	<input checked="" type="checkbox"/>	Synchronized data transmission between elements of a processing system	714/12
161	US 55663 12 A	<input checked="" type="checkbox"/>	Processing unit with programmable mis-aligned byte addressing	711/20 1
162	US 55663 08 A	<input checked="" type="checkbox"/>	Processor core which provides a linear extension of an addressable memory space	711/2
163	US 55661 70 A	<input checked="" type="checkbox"/>	Method and apparatus for accelerated packet forwarding	370/39 2
164	US 55577 63 A	<input checked="" type="checkbox"/>	System for handling load and/or store operations in a superscalar microprocessor	712/23
165	US 55510 09 A	<input checked="" type="checkbox"/>	Expandable high performance FIFO design which includes memory cells having respective cell multiplexors	711/16 5
166	US 55487 86 A	<input checked="" type="checkbox"/>	Dynamic bus sizing of DMA transfers	710/22
167	US 55443 46 A	<input checked="" type="checkbox"/>	System having a bus interface unit for overriding a normal arbitration scheme after a system resource device has already gained control of a bus	711/15 4
168	US 55353 52 A	<input checked="" type="checkbox"/>	Access hints for input/output address translation mechanisms	711/20 8
169	US 55331 75 A	<input checked="" type="checkbox"/>	Low cost page printer system and method	358/1. 16
170	US 55198 42 A	<input checked="" type="checkbox"/>	Method and apparatus for performing unaligned little endian and big endian data accesses in a processing system	711/20 2
171	US 55197 15 A	<input checked="" type="checkbox"/>	Full-speed microprocessor testing employing boundary scan	714/72 7
172	US 54974 76 A	<input checked="" type="checkbox"/>	Scatter-gather in data processing system	711/11 2
173	US 54974 68 A	<input checked="" type="checkbox"/>	Data processor that utilizes full data width when processing a string operation	712/22 5
174	US 54971 09 A	<input checked="" type="checkbox"/>	Integrated circuit with reduced clock skew	326/93
175	US 54918 02 A	<input checked="" type="checkbox"/>	Network adapter for inserting pad bytes into packet link headers based on destination service access point fields for efficient memory transfer	709/23 6
176	US 54887 30 A	<input checked="" type="checkbox"/>	Register conflict scoreboard in pipelined computer using pipelined reference counts	712/41
177	US 54758 52 A	<input checked="" type="checkbox"/>	Microprocessor implementing single-step or sequential microcode execution while in test mode	714/34
178	US 54715 98 A	<input checked="" type="checkbox"/>	Data dependency detection and handling in a microprocessor with write buffer	711/12 2

	Document ID	U	Title	Current OR
135	US 57064 65 A	<input checked="" type="checkbox"/>	Computers having cache memory	711/123
136	US 57035 79 A	<input checked="" type="checkbox"/>	Decoder for compressed digital signals	341/50
137	US 57015 17 A	<input checked="" type="checkbox"/>	Pipelined alignment shifter and method for universal bit field boundary alignment	710/66
138	US 56896 89 A	<input checked="" type="checkbox"/>	Clock circuits for synchronized processor systems having clock generator circuit with a voltage control oscillator producing a clock signal synchronous with a master clock signal	709/400
139	US 56873 14 A	<input checked="" type="checkbox"/>	Method and apparatus for assisting data bus transfer protocol	714/49
140	US 56758 07 A	<input checked="" type="checkbox"/>	Interrupt message delivery identified by storage location of received interrupt data	710/260
141	US 56755 79 A	<input checked="" type="checkbox"/>	Method for verifying responses to messages using a barrier message	370/248
142	US 56714 34 A	<input checked="" type="checkbox"/>	Microprocessor controlled apparatus	712/38
143	US 56714 13 A	<input checked="" type="checkbox"/>	Method and apparatus for providing basic input/output services in a computer	713/2
144	US 56689 84 A	<input checked="" type="checkbox"/>	Variable stage load path and method of operation	712/222
145	US 56641 62 A	<input checked="" type="checkbox"/>	Graphics accelerator with dual memory controllers	345/532
146	US 56641 50 A	<input checked="" type="checkbox"/>	Computer system with a device for selectively blocking writebacks of data from a writeback cache to memory	711/143
147	US 56597 82 A	<input checked="" type="checkbox"/>	System and method for handling load and/or store operations in a superscalar microprocessor	712/23
148	US 56447 29 A	<input checked="" type="checkbox"/>	Bidirectional data buffer for a bus-to-bus interface unit in a computer system	710/310
149	US 56257 87 A	<input checked="" type="checkbox"/>	Superscalar instruction pipeline using alignment logic responsive to boundary identification logic for aligning and appending variable length instructions to instructions stored in cache	712/204
150	US 56257 73 A	<input checked="" type="checkbox"/>	Method of encoding and line breaking text	345/467
151	US 56154 02 A	<input checked="" type="checkbox"/>	Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch	712/38
152	US 56153 49 A	<input checked="" type="checkbox"/>	Data processing system capable of execution of plural instructions in parallel	712/212
153	US 56110 64 A	<input checked="" type="checkbox"/>	Virtual memory system	711/209
154	US 56088 92 A	<input checked="" type="checkbox"/>	Active cache for a microprocessor	711/118
155	US 56066 70 A	<input checked="" type="checkbox"/>	Method and apparatus for signalling a store buffer to output buffered store data for a load operation on an out-of-order execution computer system	711/154

	Document ID	U	Title	Current OR
112	US 5818834 A	<input checked="" type="checkbox"/>	Serial bit rate converter embedded in a switching matrix	370/366
113	US 5813030 A	<input checked="" type="checkbox"/>	Cache memory system with simultaneous access of cache and main memories	711/118
114	US 5812809 A	<input checked="" type="checkbox"/>	Data processing system capable of execution of plural instructions in parallel	712/212
115	US 5812791 A	<input checked="" type="checkbox"/>	Multiple sequence MPEG decoder	709/247
116	US 5812147 A	<input checked="" type="checkbox"/>	Instruction methods for performing data formatting while moving data between memory and a vector register file	345/537
117	US 5809552 A	<input checked="" type="checkbox"/>	Data processing system, memory access device and method including selecting the number of pipeline stages based on pipeline conditions	711/169
118	US 5790776 A	<input checked="" type="checkbox"/>	Apparatus for detecting divergence between a pair of duplexed, synchronized processor elements	714/10
119	US 5787302 A	<input checked="" type="checkbox"/>	Software for producing instructions in a compressed format for a VLIW processor	712/24
120	US 5774206 A	<input checked="" type="checkbox"/>	Process for controlling an MPEG decoder	709/247
121	US 5761491 A	<input checked="" type="checkbox"/>	Data processing system and method for storing and restoring a stack pointer	712/244
122	US 5761469 A	<input checked="" type="checkbox"/>	Method and apparatus for optimizing signed and unsigned load processing in a pipelined processor	712/210
123	US 5758089 A	<input checked="" type="checkbox"/>	Method and apparatus for burst transferring ATM packet header and data to a host computer system	709/234
124	US 5758051 A	<input checked="" type="checkbox"/>	Method and apparatus for reordering memory operations in a processor	714/2
125	US 5754191 A	<input checked="" type="checkbox"/>	Method and apparatus for optimizing pixel data write operations to a tile based frame buffer	345/563
126	US 5751955 A	<input checked="" type="checkbox"/>	Method of synchronizing a pair of central processor units for duplex, lock-step operation by copying data into a corresponding locations of another memory	714/12
127	US 5751932 A	<input checked="" type="checkbox"/>	Fail-fast, fail-functional, fault-tolerant multiprocessor system	714/12
128	US 5745723 A	<input checked="" type="checkbox"/>	Data processing system capable of execution of plural instructions in parallel	712/212
129	US 5740398 A	<input checked="" type="checkbox"/>	Program order sequencing of data in a microprocessor with write buffer	711/117
130	US 5732256 A	<input checked="" type="checkbox"/>	CD-ROM optimization and stream splitting	707/1
131	US 5721957 A	<input checked="" type="checkbox"/>	Method and system for storing data in cache and retrieving data from cache in a selected one of multiple data formats	710/66
132	US 5717946 A	<input checked="" type="checkbox"/>	Data processor	712/225
133	US 5708843 A	<input checked="" type="checkbox"/>	Method and apparatus for handling code segment violations in a computer system	712/23
134	US 5706483 A	<input checked="" type="checkbox"/>	Run-time code compiler for data block transfer	345/562

	Docum ent ID	U	Title	Curren t OR
90	US 59095 59 A	<input checked="" type="checkbox"/>	Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width	710/30 7
91	US 59078 60 A	<input checked="" type="checkbox"/>	System and method of retiring store data from a write buffer	711/11 7
92	US 58871 60 A	<input checked="" type="checkbox"/>	Method and apparatus for communicating integer and floating point data over a shared data path in a single instruction pipeline processor	712/22 2
93	US 58871 34 A	<input checked="" type="checkbox"/>	System and method for preserving message order while employing both programmed I/O and DMA operations	709/20 0
94	US 58842 69 A	<input checked="" type="checkbox"/>	Lossless compression/decompression of digital audio data	704/50 1
95	US 58842 31 A	<input checked="" type="checkbox"/>	Processor apparatus and method for a process measurement signal	702/28
96	US 58782 67 A	<input checked="" type="checkbox"/>	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
97	US 58782 52 A	<input checked="" type="checkbox"/>	Microprocessor configured to generate help instructions for performing data cache fills	712/22 5
98	US 58754 66 A	<input checked="" type="checkbox"/>	Active cache for a microprocessor	711/13 8
99	US 58675 01 A	<input checked="" type="checkbox"/>	Encoding for communicating data and commands	370/47 4
100	US 58623 98 A	<input checked="" type="checkbox"/>	Compiler generating swizzled instructions usable in a simplified cache layout	712/24
101	US 58600 91 A	<input checked="" type="checkbox"/>	Method and apparatus for efficient management of non-aligned I/O write request in high bandwidth raid applications	711/11 4
102	US 58599 90 A	<input checked="" type="checkbox"/>	System for transferring data segments from a first storage device to a second storage device using an alignment stage including even and odd temporary devices	710/33
103	US 58549 14 A	<input checked="" type="checkbox"/>	Mechanism to improved execution of misaligned loads	712/21 6
104	US 58527 41 A	<input checked="" type="checkbox"/>	VLIW processor which processes compressed instruction format	712/24
105	US 58416 66 A	<input checked="" type="checkbox"/>	Processor apparatus and method for a process measurement signal	702/18 9
106	US 58388 94 A	<input checked="" type="checkbox"/>	Logical, fail-functional, dual central processor units formed from three processor units	714/11
107	US 58357 46 A	<input checked="" type="checkbox"/>	Method and apparatus for fetching and issuing dual-word or multiple instructions in a data processing system	712/21 5
108	US 58324 92 A	<input checked="" type="checkbox"/>	Method of scheduling interrupts to the linked lists of transfer descriptors scheduled at intervals on a serial bus	707/10 1
109	US 58260 54 A	<input checked="" type="checkbox"/>	Compressed Instruction format for use in a VLIW processor	712/21 3
110	US 58190 63 A	<input checked="" type="checkbox"/>	Method and data processing system for emulating a program	703/27
111	US 58190 58 A	<input checked="" type="checkbox"/>	Instruction compression and decompression system and method for a processor	712/21 0

	Document ID	U	Title	Current OR
68	US 5983341 A	<input checked="" type="checkbox"/>	Data processing system and method for extending the time for execution of an instruction.	712/216
69	US 5982459 A	<input checked="" type="checkbox"/>	Integrated multimedia communications processor and codec	348/425.3
70	US 5978899 A	<input checked="" type="checkbox"/>	Apparatus and method for parallel processing and self-timed serial marking of variable length instructions.	712/210
71	US 5977960 A	<input checked="" type="checkbox"/>	Apparatus, systems and methods for controlling data overlay in multimedia data processing and display systems using mask techniques.	345/563
72	US 5974104 A	<input checked="" type="checkbox"/>	Data frame synchronizer for serial communication system	375/368
73	US 5973637 A	<input checked="" type="checkbox"/>	Partial probe mapping	342/124
74	US 5966702 A	<input checked="" type="checkbox"/>	Method and apparatus for pre-processing and packaging class files	707/1
75	US 5966514 A	<input checked="" type="checkbox"/>	Microprocessor for supporting reduction of program codes in size	712/210
76	US 5964835 A	<input checked="" type="checkbox"/>	Storage access validation to data messages using partial storage address data indexed entries containing permissible address range validation for message source	709/216
77	US 5951674 A	<input checked="" type="checkbox"/>	Object-code compatible representation of very long instruction word programs.	712/210
78	US 5949985 A	<input checked="" type="checkbox"/>	Method and system for handling interrupts during emulation of a program	703/26
79	US 5949972 A	<input checked="" type="checkbox"/>	System for memory error checking in an executable	714/54
80	US 5948096 A	<input checked="" type="checkbox"/>	Apparatus and method for self-timed marking of variable length instructions having length-affecting prefix bytes.	712/210
81	US 5941982 A	<input checked="" type="checkbox"/>	Efficient self-timed marking of lengthy variable length instructions	712/210
82	US 5931944 A	<input checked="" type="checkbox"/>	Branch instruction handling in a self-timed marking system	712/239
83	US 5926208 A	<input checked="" type="checkbox"/>	Video compression and decompression arrangement having reconfigurable camera and low-bandwidth transmission capability.	348/141.13
84	US 5924114 A	<input checked="" type="checkbox"/>	Circular buffer with two different step sizes	711/110
85	US 5918005 A	<input checked="" type="checkbox"/>	Apparatus region-based detection of interference among reordered memory operations in a processor.	714/38
86	US 5915266 A	<input checked="" type="checkbox"/>	Processor core which provides a linear extension of an addressable memory space.	711/211
87	US 5914953 A	<input checked="" type="checkbox"/>	Network message routing using routing table information and supplemental enable information for deadlock prevention.	370/392
88	US 5913054 A	<input checked="" type="checkbox"/>	Method and system for processing a multiple-register instruction that permit multiple data words to be written in a single processor cycle.	712/220
89	US 5911152 A	<input checked="" type="checkbox"/>	Computer system and method for storing data in a buffer which crosses page boundaries utilizing beginning and ending buffer pointers.	711/208

	Document ID	U	Title	Current OR
45	US 6105119 A	<input checked="" type="checkbox"/>	Data transfer circuitry, DSP wrapper circuitry and improved processor devices, methods and systems	711/219
46	US 6101568 A	<input checked="" type="checkbox"/>	Bus interface unit having dual purpose transaction buffer	710/310
47	US 6084600 A	<input checked="" type="checkbox"/>	Method and apparatus for high-speed block transfer of compressed and word-aligned bitmaps	345/545
48	US 6081570 A	<input checked="" type="checkbox"/>	Parallel integrated frame synchronizer chip	375/368
49	US 6078280 A	<input checked="" type="checkbox"/>	Periodic probe mapping	342/124
50	US 6070238 A	<input checked="" type="checkbox"/>	Method and apparatus for detecting overlap condition between a storage instruction and previously executed storage reference instruction	712/217
51	US 6070010 A	<input checked="" type="checkbox"/>	System and method of local data alignment for stack memory	717/154
52	US 6061687 A	<input checked="" type="checkbox"/>	Linked lists of transfer descriptors scheduled at intervals	707/101
53	US 6058471 A	<input checked="" type="checkbox"/>	Data processing system capable of executing groups of instructions in parallel	712/212
54	US 6055619 A	<input checked="" type="checkbox"/>	Circuits, system, and methods for processing multiple data streams	712/36
55	US 6044448 A	<input checked="" type="checkbox"/>	Processor having multiple datapath instances	712/9
56	US 6035426 A	<input checked="" type="checkbox"/>	System for memory error checking in an executable	714/54
57	US 6026239 A	<input checked="" type="checkbox"/>	Run-time code compiler for data block transfer	717/154
58	US 6021480 A	<input checked="" type="checkbox"/>	Aligning a memory read request with a cache line boundary when the request is for data beginning at a location in the middle of the cache line	711/201
59	US 6021275 A	<input checked="" type="checkbox"/>	Object code structure and method for translation of architecture independent program implementations	717/159
60	US 6016532 A	<input checked="" type="checkbox"/>	Method for handling data cache misses using help instructions	711/118
61	US 6003122 A	<input checked="" type="checkbox"/>	Direct memory access controller	711/201
62	US 5996057 A	<input checked="" type="checkbox"/>	Data processing system and method of permutation with replication within a vector register file	712/5
63	US 5995122 A	<input checked="" type="checkbox"/>	Method and apparatus for parallel conversion of color values from a single precision floating point format to an integer format	345/561
64	US 5991841 A	<input checked="" type="checkbox"/>	Memory transactions on a low pin count bus	710/104
65	US 5991757 A	<input checked="" type="checkbox"/>	Method and system for searching an array for an array value	707/3
66	US 5987593 A	<input checked="" type="checkbox"/>	System and method for handling load and/or store operations in a superscalar microprocessor	712/206
67	US 5986677 A	<input checked="" type="checkbox"/>	Accelerated graphics port read transaction merging	345/531

	Document ID	U	Title	Current OR
22	US 6247084 B1	<input checked="" type="checkbox"/>	Integrated circuit with unified memory system and dual bus architecture	710/108
23	US 6247060 B1	<input checked="" type="checkbox"/>	Passing a communication control block from host to a local device such that a message is processed on the device	709/238
24	US 6233702 B1	<input checked="" type="checkbox"/>	Self-checked, lock step processor pairs	714/48
25	US 6230316 B1	<input checked="" type="checkbox"/>	Patching rebased and realigned executable files	717/169
26	US 6230254 B1	<input checked="" type="checkbox"/>	System and method for handling load and/or store operators in a superscalar microprocessor	712/23
27	US 6230215 B1	<input checked="" type="checkbox"/>	On-demand transfer engine	710/1
28	US 6223268 B1	<input checked="" type="checkbox"/>	System and method for writing specific bytes in a wide-word memory	711/201
29	US 6219773 B1	<input checked="" type="checkbox"/>	System and method of retiring misaligned write operands from a write buffer	711/201
30	US 6219676 B1	<input checked="" type="checkbox"/>	Methodology for cache coherency of web server data	707/201
31	US 6205536 B1	<input checked="" type="checkbox"/>	Combined Instruction and address caching system using independent buses	712/38
32	US 6195741 B1	<input checked="" type="checkbox"/>	Data processing device having a variable length code processing mechanism	712/24
33	US 6192461 B1	<input checked="" type="checkbox"/>	Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle	712/23
34	US 6191712 B1	<input checked="" type="checkbox"/>	Circuit for aligning logical sectors with physical sectors in a disk storage system	341/95
35	US 6179489 B1	<input checked="" type="checkbox"/>	Devices, methods, systems and software products for coordination of computer main microprocessor and second microprocessor coupled thereto	709/102
36	US 6175900 B1	<input checked="" type="checkbox"/>	Hierarchical bitmap-based memory manager	711/156
37	US 6157967 A	<input checked="" type="checkbox"/>	Method of data communication flow control in a data processing system using busy/ready commands	710/19
38	US 6151689 A	<input checked="" type="checkbox"/>	Detecting and isolating errors occurring in data communication in a multiple processor system	714/49
39	US 6145017 A	<input checked="" type="checkbox"/>	Data alignment system for a hardware accelerated command interpreter engine	710/5
40	US 6144322 A	<input checked="" type="checkbox"/>	Variable length code processor with encoding and/or decoding	341/67
41	US 6131158 A	<input checked="" type="checkbox"/>	Data processing system capable of executing groups of instructions, including at least one arithmetic instruction, in parallel	712/244
42	US 6131152 A	<input checked="" type="checkbox"/>	Planar cache layout and instruction stream therefor	712/24
43	US 6119189 A	<input checked="" type="checkbox"/>	Bus master transactions on a low pin count bus	710/110
44	US 6113650 A	<input checked="" type="checkbox"/>	Compiler for optimization in generating instruction sequence and compiling method	717/160

	Docum ent ID	U	Title	Curren t OR
1	US 20010 03097 6 A1	<input type="checkbox"/>	Packet conversion	
2	US 20010 02749 6 A1	<input checked="" type="checkbox"/>	Passing a communication control block to a local device such that a message is processed on the device	
3	US 20010 02348 0 A1	<input checked="" type="checkbox"/>	Conversion between packed floating point data and packed 32-bit integer data in different architectural registers	
4	US 20010 02346 0 A1	<input checked="" type="checkbox"/>	Passing a communication control block from host to a local device such that a message is processed on the device	
5	US 20010 01708 9 A1	<input checked="" type="checkbox"/>	Wallpaper manufacturing method, wallpaper manufacturing apparatus, and program for causing computer to function as wallpaper manufacturing apparatus	
6	US 20010 01690 2 A1	<input checked="" type="checkbox"/>	Conversion from packed floating point data to packed 8-bit integer data in different architectural registers	
7	US 20010 01689 8 A1	<input checked="" type="checkbox"/>	Data Processor	
8	US 63453 57 B1	<input checked="" type="checkbox"/>	Versatile branch-less sequence control of instruction stream containing step repeat loop block using executed instructions number counter	712/24 1
9	US 63413 01 B1	<input checked="" type="checkbox"/>	Exclusive multiple queue handling using a common processing algorithm	709/10 0
10	US 63341 76 B1	<input checked="" type="checkbox"/>	Method and apparatus for generating an alignment control vector	712/4
11	US 63341 53 B1	<input checked="" type="checkbox"/>	Passing a communication control block from host to a local device such that a message is processed on the device	709/23 0
12	US 62983 70 B1	<input checked="" type="checkbox"/>	Computer operating process allocating tasks between first and second processors at run time based upon current processor load	709/10 2
13	US 62928 15 B1	<input checked="" type="checkbox"/>	Data conversion between floating point packed format and integer scalar format	708/20 4
14	US 62894 28 B1	<input checked="" type="checkbox"/>	Superscaler processor and method for efficiently recovering from misaligned data addresses	711/20 1
15	US 62755 04 B1	<input checked="" type="checkbox"/>	Direct memory read and cell transmission apparatus for ATM cell segmentation system	370/47 1
16	US 62724 99 B1	<input checked="" type="checkbox"/>	Linked lists of transfer descriptors scheduled at intervals	707/10 2
17	US 62667 69 B1	<input checked="" type="checkbox"/>	Conversion between packed floating point data and packed 32-bit integer data in different architectural registers	712/22 1
18	US 62634 26 B1	<input checked="" type="checkbox"/>	Conversion from packed floating point data to packed 8-bit integer data in different architectural registers	712/22 9
19	US 62567 15 B1	<input checked="" type="checkbox"/>	System and method of performing gateway access	711/16 3
20	US 62533 05 B1	<input checked="" type="checkbox"/>	Microprocessor for supporting reduction of program codes in size	712/32
21	US 62471 16 B1	<input checked="" type="checkbox"/>	Conversion from packed floating point data to packed 16-bit integer data in different architectural registers	712/22 1

	Document ID	U	Title	Current OR
44	US 5561784 A	<input checked="" type="checkbox"/>	Interleaved memory access system having variable-sized segments logical address spaces and means for dividing/mapping physical address into higher and lower order addresses	711/157
45	US 5550972 A	<input checked="" type="checkbox"/>	Method and apparatus for efficient transfer of data to memory	345/537
46	US 5544337 A	<input checked="" type="checkbox"/>	Vector processor having registers for control by vector resisters	712/4
47	US 5535345 A	<input checked="" type="checkbox"/>	Method and apparatus for sequencing misaligned external bus transactions in which the order of completion of corresponding split transaction requests is guaranteed	710/305
48	US 5526510 A	<input checked="" type="checkbox"/>	Method and apparatus for implementing a single clock cycle line replacement in a data cache unit	711/133
49	US 5473455 A	<input checked="" type="checkbox"/>	Domain divided liquid crystal display device with particular pretilt angles and directions in each domain	349/124
50	US 5430884 A	<input checked="" type="checkbox"/>	Scalar/vector processor	712/3
51	US 5386531 A	<input checked="" type="checkbox"/>	Computer system accelerator for multi-word cross-boundary storage access	711/201
52	US 5335296 A	<input checked="" type="checkbox"/>	Process for high speed rescaling of binary images	382/298
53	US 5291586 A	<input checked="" type="checkbox"/>	Hardware implementation of complex data transfer instructions	712/220
54	US 5222225 A	<input checked="" type="checkbox"/>	Apparatus for processing character string moves in a data processing system	710/22
55	US 5197130 A	<input checked="" type="checkbox"/>	Cluster architecture for a highly parallel scalar/vector multiprocessor system	712/3
56	US 5095446 A	<input checked="" type="checkbox"/>	Circuit for and method of controlling output buffer memory	345/571
57	US 4992956 A	<input checked="" type="checkbox"/>	Apparatus for assembling data for supply to a scanning output device	358/1.15
58	US 4823286 A	<input checked="" type="checkbox"/>	Pixel data path for high performance raster displays with all-point-addressable frame buffers	345/611
59	US 4777594 A	<input checked="" type="checkbox"/>	Data processing apparatus and method employing instruction flow prediction	712/240
60	US 4750112 A	<input checked="" type="checkbox"/>	Data processing apparatus and method employing instruction pipelining	712/217
61	US 4729119 A	<input checked="" type="checkbox"/>	Apparatus and methods for processing data through a random access memory system	365/230.09
62	US 4654781 A	<input checked="" type="checkbox"/>	Byte addressable memory for variable length instructions and data	711/219
63	US 4506345 A	<input checked="" type="checkbox"/>	Data alignment circuit	377/54
64	US 4419701 A	<input checked="" type="checkbox"/>	Data transducer position control system for rotating disk data storage equipment	360/77.08
65	US 4325120 A	<input checked="" type="checkbox"/>	Data processing system	711/202

	Docu ment ID	U	Title	Curren t OR
22	US 57901 34 A	<input checked="" type="checkbox"/>	Hardware architecture for image generation and manipulation	345/50 2
23	US 57781 42 A	<input checked="" type="checkbox"/>	Large capacity recording medium, method and apparatus for reproducing data from a large-capacity recording medium, and method and apparatus for recording data on a large-capacity recording medium	386/97
24	US 57520 62 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring through monitoring an order of processor events during execution in a processing system	714/37
25	US 57519 45 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring stalls to identify pipeline bottlenecks and stalls in a processing system	714/47
26	US 57488 55 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring of misaligned memory accesses in a processing system	712/23
27	US 57457 21 A	<input checked="" type="checkbox"/>	Partitioned addressing apparatus for vector/scalar registers	712/20 8
28	US 57297 26 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring efficiency of branch unit operation in a processing system	712/23 3
29	US 57268 23 A	<input checked="" type="checkbox"/>	Method of detecting positioning of a magnetic head, and a magnetic disk device	360/77 08
30	US 57178 81 A	<input checked="" type="checkbox"/>	Data processing system for processing one and two parcel instructions	712/20 5
31	US 57064 90 A	<input checked="" type="checkbox"/>	Method of processing conditional branch instructions in scalar/vector processor	712/23 4
32	US 56969 46 A	<input checked="" type="checkbox"/>	Method and apparatus for efficient transfer of data to memory	345/55 9
33	US 56919 20 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring of dispatch unit efficiency in a processing system	702/18 6
34	US 56805 72 A	<input checked="" type="checkbox"/>	Cache memory system having data and tag arrays and multi-purpose buffer assembly with multiple line buffers	711/12 6
35	US 56714 44 A	<input checked="" type="checkbox"/>	Methods and apparatus for caching data in a non-blocking manner using a plurality of fill buffers	710/52
36	US 56714 39 A	<input checked="" type="checkbox"/>	Multi-drive virtual mass storage device and method of operating same	710/1
37	US 56597 06 A	<input checked="" type="checkbox"/>	Vector/scalar processor with simultaneous processing and instruction cache filling	711/12 5
38	US 56491 73 A	<input checked="" type="checkbox"/>	Hardware architecture for image generation and manipulation	345/50 1
39	US 56405 24 A	<input checked="" type="checkbox"/>	Method and apparatus for chaining vector instructions	712/22 2
40	US 56236 50 A	<input checked="" type="checkbox"/>	Method of processing a sequence of conditional vector IF statements	712/23 4
41	US 56067 07 A	<input checked="" type="checkbox"/>	Real-time image processor	345/41 8
42	US 55985 47 A	<input checked="" type="checkbox"/>	Vector processor having functional unit paths of differing pipeline lengths	712/22 2
43	US 55772 00 A	<input checked="" type="checkbox"/>	Method and apparatus for loading and storing misaligned data on an out-of-order execution computer system	714/50

	Document ID	U	Title	Current OR
1	US 20020 01690 6 A1	<input type="checkbox"/>	Instruction fetch unit aligner	
2	US 20020 01079 3 A1	<input checked="" type="checkbox"/>	METHOD AND APPARATUS FOR PERFORMING FRAME PROCESSING FOR A NETWORK	
3	US 20010 05206 5 A1	<input checked="" type="checkbox"/>	EFFICIENT SAVING AND RESTORING STATE IN TASK SWITCHING	
4	US 20010 03743 4 A1	<input checked="" type="checkbox"/>	Store to load forwarding using a dependency link file	
5	US 63213 25 B1	<input checked="" type="checkbox"/>	Dual in-line buffers for an instruction fetch unit	712/20 4
6	US 63145 09 B1	<input checked="" type="checkbox"/>	Efficient method for fetching instructions having a non-power of two size	712/20 4
7	US 62978 57 B1	<input checked="" type="checkbox"/>	Method for accessing banks of DRAM	348/71 4
8	US 62858 25 B1	<input checked="" type="checkbox"/>	Optical disc, recording apparatus, a computer-readable storage medium storing a recording program, and a recording method	386/98
9	US 62667 44 B1	<input checked="" type="checkbox"/>	Store to load forwarding using a dependency link file	711/14 6
10	US 62533 00 B1	<input checked="" type="checkbox"/>	Computer partition manipulation during imaging	711/17 3
11	US 62498 61 B1	<input checked="" type="checkbox"/>	Instruction fetch unit aligner for a non-power of two size VLIW instruction	712/20 4
12	US 61754 72 B1	<input checked="" type="checkbox"/>	Method for generating a position error signal calibration curve in a hard disk drive	360/13 5
13	US 61612 08 A	<input checked="" type="checkbox"/>	Storage subsystem including an error correcting cache and means for performing memory to memory transfers	714/76 4
14	US 61417 47 A	<input checked="" type="checkbox"/>	System for store to load forwarding of individual bytes from separate store buffer entries to form a single load word	712/22 5
15	US 61254 35 A	<input checked="" type="checkbox"/>	Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memory	711/20 1
16	US 61252 32 A	<input checked="" type="checkbox"/>	Large-capacity recording medium, method and apparatus for reproducing data from a large capacity recording medium, and method and apparatus for recording data on a large-capacity recording medium	386/95
17	US 61122 97 A	<input checked="" type="checkbox"/>	Apparatus and method for processing misaligned load instructions in a processor supporting out of order execution	712/22 5
18	US 59499 71 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring through identification of frequency and length of time of execution of serialization instructions in a processing system	714/47
19	US 59095 67 A	<input checked="" type="checkbox"/>	Apparatus and method for native mode processing in a RISC-based CISC processor	712/20 8
20	US 57970 19 A	<input checked="" type="checkbox"/>	Method and system for performance monitoring time lengths of disabled interrupts in a processing system	710/26 2
21	US 57933 78 A	<input checked="" type="checkbox"/>	Implementation for high speed arbitrary angle of rotation	345/64 9

	Docum ent ID	U	Title	Curren t OR
22	US 54993 80 A	<input checked="" type="checkbox"/>	Data processor and read control circuit, write control circuit therefor	711/21 2
23	US 54637 48 A	<input checked="" type="checkbox"/>	Instruction buffer for aligning instruction sets using boundary detection	712/20 4
24	US 54003 69 A	<input checked="" type="checkbox"/>	Fram aligner with reduced circuit scale	375/36 8
25	US 53510 47 A	<input checked="" type="checkbox"/>	Data decoding method and apparatus	341/67
26	US 53075 04 A	<input checked="" type="checkbox"/>	System and method for preserving instruction granularity when translating program code from a computer having a first architecture to a computer having a second reduced architecture during the occurrence	712/41
27	US 51704 77 A	<input checked="" type="checkbox"/>	of interrupts due to asynchronous events Odd boundary address aligned direct memory access device and method	711/20 1
28	US 50816 54 A	<input checked="" type="checkbox"/>	Parallel bit detection circuit for detecting frame synchronization information imbedded within a serial bit stream and method for carrying out same	375/36 8
29	US 50738 91 A	<input checked="" type="checkbox"/>	Method and apparatus for testing memory	714/72 0
30	US 50581 40 A	<input checked="" type="checkbox"/>	Self-correcting serial baud/bit alignment	375/36 0
31	US 48797 31 A	<input checked="" type="checkbox"/>	Apparatus and method for sync detection in digital data	375/36 8
32	US 48149 76 A	<input checked="" type="checkbox"/>	RISC computer with unaligned reference handling and method for the same	711/20 1
33	US 47409 41 A	<input checked="" type="checkbox"/>	System for aligning sector marks with data in a disk storage system	369/47 .31
34	US 46758 30 A	<input checked="" type="checkbox"/>	Method for producing a scaleable typeface data	345/66 6
35	US 43909 12 A	<input checked="" type="checkbox"/>	Transducer positioning system and data disk therefor	360/78 .14
36	US 41317 63 A	<input checked="" type="checkbox"/>	Bit switching of word synchronized data	370/36 8
37	US 40508 11 A	<input checked="" type="checkbox"/>	Optical data record copier having array of lenses with field gaps aligned with data gaps	355/46

	Document ID	U	Title	Current OR
1	US 6349383 B1	<input type="checkbox"/>	System for combining adjacent push/pop stack program instructions into single double push/pop stack microinstruction for execution	712/226
2	US 6208772 B1	<input checked="" type="checkbox"/>	Data processing system for logically adjacent data samples such as image data in a machine vision system	382/308
3	US 6157971 A	<input checked="" type="checkbox"/>	Source-destination re-timed cooperative communication bus	710/100
4	US 6011788 A	<input checked="" type="checkbox"/>	S-CDMA fixed wireless loop system employing subscriber unit/radio base unit super-frame alignment	370/335
5	US 6000018 A	<input checked="" type="checkbox"/>	System for aligning control words for identifying boundaries of headerless data sectors using automatic incrementing and discarding of data frame numbers	711/154
6	US 5983305 A	<input checked="" type="checkbox"/>	Network adapter with data aligner	709/250
7	US 5912673 A	<input checked="" type="checkbox"/>	Graphical image convolution using multiple pipelines	345/643
8	US 5896140 A	<input checked="" type="checkbox"/>	Method and apparatus for simultaneously displaying graphics and video data on a computer display	345/536
9	US 5889997 A	<input checked="" type="checkbox"/>	Assembler system and method for a geometry accelerator	717/151
10	US 5870578 A	<input checked="" type="checkbox"/>	Workload balancing in a microprocessor for reduced instruction dispatch stalling	712/215
11	US 5822559 A	<input checked="" type="checkbox"/>	Apparatus and method for aligning variable byte-length instructions to a plurality of issue positions	712/214
12	US 5751981 A	<input checked="" type="checkbox"/>	High performance superscalar microprocessor including a speculative instruction queue for byte-aligning CISC instructions stored in a variable byte-length format	712/204
13	US 5748978 A	<input checked="" type="checkbox"/>	Byte queue divided into multiple subqueues for optimizing instruction selection logic	712/23
14	US 5729727 A	<input checked="" type="checkbox"/>	Pipelined processor which reduces branch instruction interlocks by compensating for misaligned branch instructions	712/233
15	US 5721841 A	<input checked="" type="checkbox"/>	Adapter having data aligner including register being loaded to or from memory with an offset in accordance with predetermined network fragmentation parameters	710/316
16	US 5675617 A	<input checked="" type="checkbox"/>	Synchronous protocol encoding and decoding method	375/365
17	US 5644744 A	<input checked="" type="checkbox"/>	Superscalar instruction pipeline having boundary identification logic for variable length instructions	712/207
18	US 5640526 A	<input checked="" type="checkbox"/>	Superscalar instruction pipeline having boundary identification logic for variable length instructions	712/207
19	US 5617549 A	<input checked="" type="checkbox"/>	System and method for selecting and buffering even and odd instructions for simultaneous execution in a computer	712/206
20	US 5586277 A	<input checked="" type="checkbox"/>	Method for parallel steering of fixed length fields containing a variable length instruction from an instruction buffer to parallel decoders	712/210
21	US 5524265 A	<input checked="" type="checkbox"/>	Architecture of transfer processor	712/38

	Docum ent ID	U	Title	Curren t OR
47	US 44661 50 A	<input checked="" type="checkbox"/>	Toothbrush	15/143 .1
48	US 44074 39 A	<input checked="" type="checkbox"/>	Apparatus for depositing a web of material on a table	226/20
49	US 42813 85 A	<input checked="" type="checkbox"/>	Control system for a machine tool	700/19 2
50	US 42086 79 A	<input checked="" type="checkbox"/>	Transducer positioning system for rotating disk drive units	360/77 .08
51	US 41352 42 A	<input checked="" type="checkbox"/>	Method and processor having bit-addressable scratch pad memory	712/24 5
52	US 40054 90 A	<input checked="" type="checkbox"/>	Magnetic disc memory	360/99 .08
53	US 39720 68 A	<input checked="" type="checkbox"/>	System for translating magnetically encoded data to visually readable characters corresponding thereto	360/4
54	US 38895 93 A	<input checked="" type="checkbox"/>	Electric-set numbering wheel	101/11 0
55	US 37837 78 A	<input checked="" type="checkbox"/>	DATA INDICATING DEVICE FOR PRINTING MACHINES	101/45
56	US 37835 22 A	<input checked="" type="checkbox"/>	METHOD AND APPARATUS FOR SHAFT ALIGNMENT	33/661
57	US 37709 03 A	<input checked="" type="checkbox"/>	IMAGE DATA RATE CONVERTER HAVING A DRUM WITH A FIXED HEAD AND A ROTATABLE HEAD	360/8
58	US 37702 65 A	<input checked="" type="checkbox"/>	CARD FEEDER	271/10 .06

	Docu ment ID	U	Title	Curren t OR
1	US 63306 23 B1	<input type="checkbox"/>	System and method for maximizing DMA transfers of arbitrarily aligned data	710/23
2	US 63207 18 B1	<input checked="" type="checkbox"/>	Disk drive with zero read offset in reserved area and method of making same	360/77 .04
3	US 62664 53 B1	<input checked="" type="checkbox"/>	Automated image fusion/alignment system and method	382/29 4
4	US 62365 36 B1	<input checked="" type="checkbox"/>	System and method of servo compensation for friction induced off track problem in a data storage device	360/99 .08
5	US 61528 03 A	<input checked="" type="checkbox"/>	Substrate dicing method	451/12
6	US 60883 86 A	<input checked="" type="checkbox"/>	Transmitter with phase rotor, modulator/demodulator, communication system and method performed thereby	375/22 2
7	US 60380 50 A	<input checked="" type="checkbox"/>	Rotating laser scanner head with target mounted therein and system and method for use therewith	359/19 6
8	US 60377 33 A	<input checked="" type="checkbox"/>	Robot having multiple degrees of freedom	318/56 8.11
9	US 59993 56 A	<input checked="" type="checkbox"/>	Data cartridge library with rotating storage stacks	360/71
10	US 59293 30 A	<input checked="" type="checkbox"/>	Visual tire cap pressure indicator	73/146 .8
11	US 59220 66 A	<input checked="" type="checkbox"/>	Multifunction data aligner in wide data width processor	712/20 4
12	US 58225 55 A	<input checked="" type="checkbox"/>	Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/20 4
13	US 58025 56 A	<input checked="" type="checkbox"/>	Method and apparatus for correcting misaligned instruction data	711/10 9
14	US 58022 46 A	<input checked="" type="checkbox"/>	Data recording method	386/10 5
15	US 57898 90 A	<input checked="" type="checkbox"/>	Robot having multiple degrees of freedom	318/56 7
16	US 57746 97 A	<input checked="" type="checkbox"/>	Data realignment method and apparatus	711/14 1
17	US 57741 96 A	<input checked="" type="checkbox"/>	Method and apparatus of aligning color modulation data to color wheel filter segments	348/74 3
18	US 57298 90 A	<input checked="" type="checkbox"/>	Method of making an arcuate scan tape drive	29/603 .18
19	US 57161 41 A	<input checked="" type="checkbox"/>	Precision self-contained hydrodynamic bearing assembly	384/11 4
20	US 56806 42 A	<input checked="" type="checkbox"/>	Method and apparatus for pseudo-aligned transfers of data to memory wherein a re-alignment is performed based on the data byte control header	710/33
21	US 56318 89 A	<input checked="" type="checkbox"/>	Optical storage apparatus with a focused mass storage medium	369/11 4
22	US 56251 90 A	<input checked="" type="checkbox"/>	Forward projection algorithm	250/36 3.03
23	US 56108 75 A	<input checked="" type="checkbox"/>	3-D converted shear wave rotation with layer stripping	367/75

	Docum ent ID	U	Title	Curren t OR
24	US 56008 06 A	<input checked="" type="checkbox"/>	Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/20 4
25	US 55859 78 A	<input checked="" type="checkbox"/>	Arcuate scan tape drive	360/85
26	US 55795 79 A	<input checked="" type="checkbox"/>	Method for making precision self-contained hydrodynamic bearing assembly	29/898
27	US 54094 43 A	<input checked="" type="checkbox"/>	Tube holder arrangement for blood centrifuge	494/10
28	US 54022 70 A	<input checked="" type="checkbox"/>	Method of duplicating data on a magnetic disk with reduced duplication time	360/15
29	US 53551 46 A	<input checked="" type="checkbox"/>	Multi-directional hand scanner and mouse	345/15 6
30	US 53360 30 A	<input checked="" type="checkbox"/>	Buffered access system for an automated computer media storage library	414/27 7
31	US 52632 61 A	<input checked="" type="checkbox"/>	Shaft alignment data acquisition	33/645
32	US 51930 36 A	<input checked="" type="checkbox"/>	Transducer head skew arrangement for disk drive system	360/78 .14
33	US 51499 51 A	<input checked="" type="checkbox"/>	Apparatus and method for presenting a data card for data transfer with centrifugal flyweight	235/48 5
34	US 51192 54 A	<input checked="" type="checkbox"/>	Data transducer position control system for rotating disk data storage equipment	360/26 4.7
35	US 50856 23 A	<input checked="" type="checkbox"/>	Bar scoring apparatus	493/40 0
36	US 50148 75 A	<input checked="" type="checkbox"/>	Medication dispenser station	221/2
37	US 49123 12 A	<input checked="" type="checkbox"/>	Optical card duplicating system	235/48 7
38	US 48602 72 A	<input checked="" type="checkbox"/>	Erroneous track jump restoration apparatus for optical record disc player	369/53 .28
39	US 48453 73 A	<input checked="" type="checkbox"/>	Automatic alignment apparatus having low and high resolution optics for coarse and fine adjusting	250/54 8
40	US 48274 22 A	<input checked="" type="checkbox"/>	Fan scan horizon sensor for a spin stabilized satellite	701/22 6
41	US 48209 13 A	<input checked="" type="checkbox"/>	Multiple card recording system	235/48 7
42	US 48149 09 A	<input checked="" type="checkbox"/>	Data transducer position control system for rotating disk data storage equipment	360/78 .07
43	US 46926 03 A	<input checked="" type="checkbox"/>	Optical reader for printed bit-encoded data and method of reading same	235/45 4
44	US 45757 75 A	<input checked="" type="checkbox"/>	Magnetic recording disk having a sector servo pattern for use with a multiple element head	360/77 .08
45	US 45442 42 A	<input checked="" type="checkbox"/>	Optical deflecting device	359/21 1
46	US 44721 44 A	<input checked="" type="checkbox"/>	Celestial compass having rotatable means for organizing two distinct sets of astrological data	434/10 6

	Docum ent ID	U	Title	Curren t OR
23	US 53218 23 A	<input checked="" type="checkbox"/>	Digital processor with bit mask for counting registers for fast register saves.	712/22 4
24	US 53177 20 A	<input checked="" type="checkbox"/>	Processor system with writeback cache using writeback and non writeback transactions stored in separate queues.	711/14 3
25	US 52874 67 A	<input checked="" type="checkbox"/>	Pipeline for removing and concurrently executing two or more branch instructions in synchronization with other instructions executing in the execution unit	712/23 5
26	US 51558 43 A	<input checked="" type="checkbox"/>	Error transition mode for multi-processor system	714/5
27	US 50238 28 A	<input checked="" type="checkbox"/>	Microinstruction addressing in high-speed CPU	712/24 5
28	US 50199 67 A	<input checked="" type="checkbox"/>	Pipeline bubble compression in a computer system	712/21 9
29	US 50069 80 A	<input checked="" type="checkbox"/>	Pipelined digital CPU with deadlock resolution	712/21 9
30	US 49166 54 A	<input checked="" type="checkbox"/>	Method for transfer of data via a window buffer from a bit-planar memory to a selected position in a target memory.	345/53 7
31	US 48751 60 A	<input checked="" type="checkbox"/>	Method for implementing synchronous pipeline exception recovery	712/22 8
32	US 46944 05 A	<input checked="" type="checkbox"/>	Laser printer controller data alignment device	358/1. 11

	Docum ent ID	U	Title	Curren t OR
1	US 62405 08 B1	<input type="checkbox"/>	Decode and execution synchronized pipeline processing using decode generated memory read queue with stop entry to allow execution generated	712/21 9
2	US 61856 33 B1	<input checked="" type="checkbox"/>	memory read DMA configurable receive channel with memory width N and with steering logic compressing N multiplexors	710/22
3	US 61382 06 A	<input checked="" type="checkbox"/>	Data register for multicycle data cache read	711/11 8
4	US 61157 95 A	<input checked="" type="checkbox"/>	Method and apparatus for configurable multiple level cache with coherency in a multiprocessor system	711/14 1
5	US 60651 01 A	<input checked="" type="checkbox"/>	Pipelined snooping of multiple L1 cache lines	711/14 0
6	US 60650 70 A	<input checked="" type="checkbox"/>	DMA configurable channel with memory width N and with steering logic comprising N multiplexors, each multiplexor having a single one-byte input and N one-byte outputs	710/22
7	US 60498 60 A	<input checked="" type="checkbox"/>	Pipelined floating point stores	712/25
8	US 60322 50 A	<input checked="" type="checkbox"/>	Method and apparatus for identifying instruction boundaries	712/21 0
9	US 59408 77 A	<input checked="" type="checkbox"/>	Cache address generation with and without carry-in	711/22 0
10	US 59096 94 A	<input checked="" type="checkbox"/>	Multiway associative external microprocessor cache	711/12 8
11	US 58451 00 A	<input checked="" type="checkbox"/>	Dual instruction buffers with a bypass bus and rotator for a decoder of multiple instructions of variable length	712/20 4
12	US 58225 55 A	<input checked="" type="checkbox"/>	Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/20 4
13	US 58093 20 A	<input checked="" type="checkbox"/>	High-performance multi-processor having floating point unit	712/34
14	US 57581 16 A	<input checked="" type="checkbox"/>	Instruction length decoder for generating output length indicia to identity boundaries between variable length instructions	712/21 0
15	US 56088 85 A	<input checked="" type="checkbox"/>	Method for handling instructions from a branch prior to instruction decoding in a computer which executes variable-length instructions	712/20 4
16	US 56008 06 A	<input checked="" type="checkbox"/>	Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/20 4
17	US 55902 93 A	<input checked="" type="checkbox"/>	Dynamic microbranching with programmable hold on condition, to programmable dynamic microbranching delay minimization	712/23 4
18	US 55420 58 A	<input checked="" type="checkbox"/>	Pipelined computer with operand context queue to simplify context-dependent execution flow	713/50 2
19	US 54816 89 A	<input checked="" type="checkbox"/>	Conversion of internal processor register commands to I/O space addresses	711/20 2
20	US 54716 28 A	<input checked="" type="checkbox"/>	Multi-function permutation switch for rotating and manipulating an order of bits of an input data byte in either cyclic or non-cyclic mode	712/22 3
21	US 53945 29 A	<input checked="" type="checkbox"/>	Branch prediction unit for high-performance processor	712/24 0
22	US 53332 96 A	<input checked="" type="checkbox"/>	Combined queue for invalidates and return data in multiprocessor system	711/17 1

	L #	Hits	Search Text	DBs
1	L1	11565	(misalign\$3 align\$3) near10 (data operand instruction)	USPAT; US-PGPUB
2	L2	11620	(misalign\$3 align\$3 unalign\$3) near10 (data operand instruction)	USPAT; US-PGPUB
3	L3	1027	2 near20 boundary	USPAT; US-PGPUB
4	L4	343	3 near50 (memory load\$3 stor\$3)	USPAT; US-PGPUB
5	L6	94	4 and rotat\$3	USPAT; US-PGPUB
6	L7	837	((misalign\$3 align\$3) near10 (data operand instruction)).ab,ti.	USPAT; US-PGPUB
7	L8	843	((misalign\$3 align\$3 unalign\$3) near10 (data operand instruction)).ab,ti.	USPAT; US-PGPUB
8	L12	249	4 not (5 6 9 10 11)	USPAT; US-PGPUB
9	L5	32	3 near99 rotat\$3	USPAT; US-PGPUB
10	L9	58	8 and rotat\$3.ab,ti.	USPAT; US-PGPUB
11	L10	37	3 and 8 not (4 5 6 9)	USPAT; US-PGPUB
12	L11	65	6 not (9 5)	USPAT; US-PGPUB